Testable Sequential Circuit Design: Partitioning for Pseudoexhaustive Test

نویسندگان

  • Bassam Shaer
  • Kailash Aurangabadkar
  • Nitin Agarwal
چکیده

In this study, we present an automated algorithm that partitions large sequential VLSI circuits for pseudoexhaustive testing. The partitioning algorithm is based on the primary input cone and fanout value of each node in the circuit. We have developed an optimization process that can be used to find the optimal size of primary input cone and fanout values, to be used for partitioning a given circuit. Experimental results are presented to demonstrate the effectiveness of our work.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Automated Algorithm for Partitioning Sequential VLSI Circuits

This paper presents an automated algorithm that partitions large sequential VLSI circuits for pseudoexhaustive testing. The algorithm utilizes the effect of partitioning on hardware overhead, testing time and the delay of critical path. The pseudoexhaustive testing ensures detection of all detectable faults within individual partitions. We have developed an optimization process that can be used...

متن کامل

Design of Pseudoexhaustive Testable PLA with Low Overhead

The pseudoexhaustive testing (PET) scheme is a economic approach to test a large embedded programmable logic array (PLA). In this paper, we propose an efficient algorithm named low overhead PET (LOPET) to partition the product lines. By applying our algorithm, both the area overhead and test length are reduced significantly.

متن کامل

Optimized synthesis techniques for testable sequential circuits

Innovative synthesis for testability strategies aim at considering testability while synthesizing a circuit, whereas conventional design for testability methods modify the design after the circuit structure is synthesized. We describe a synthesis approach that maps a behavioral FSM description into a testable gate-level structure. The term “testable” in this context, besides implying the existe...

متن کامل

Testable Design of BiCMOS Circuits for Stuck-Open Fault Detection Using Single Patterns

Single BJT BiCMOS devices exhibit sequential behavior under transistor stuck-OPEN (+OPEN) faults. In addition to the sequential behavior, delay faults are also present. Detection of s-OPEN faults exhibiting sequential behavior needs two-pattern or multipattern sequences, and delay faults are all the more difficult to detect. A new design for testability scheme is presented that uses only two ex...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003